module top_module (input a, input b, input c, output out);

    wire and5_out;
    andgate inst1 (.a(a), .b(b), .c(c), .d(1'b1), .e(1'b1),.out(and5_out));
    assign out = ~and5_out;

endmodule